people
“We felt a sense of responsibility to help the nation advance its semiconductor design technology”
-content.jpg "PhD candidates at the School of Electrical Engineering Yoon-Seo Cho, Sun-Eui Park, and Ju-Eun Bang (from left)")
< PhD candidates at the School of Electrical Engineering Yoon-Seo Cho, Sun-Eui Park, and Ju-Eun Bang (from left) >
A CMOS (complementary metal-oxide semiconductor)-based “ultra-low noise signal chip” for 6G communications designed by three PhD candidates at the KAIST School of Electrical Engineering won the Presidential Award at the 22nd Korea Semiconductor Design Contest.
The winners are PhD candidates Sun-Eui Park, Yoon-Seo Cho, and Ju-Eun Bang from the Integrated Circuits and System Lab run by Professor Jaehyouk Choi. The contest, which is hosted by the Ministry of Trade, Industry and Energy and the Korea Semiconductors Industry Association, is one of the top national semiconductor design contests for college students.
Park said the team felt a sense of responsibility to help advance semiconductor design technology in Korea when deciding to participate the contest. The team expressed deep gratitude to Professor Choi for guiding their research on 6G communications.
“Our colleagues from other labs and seniors who already graduated helped us a great deal, so we owe them a lot,” explained Park. Cho added that their hard work finally got recognized and that acknowledgement pushes her to move forward with her research. Meanwhile, Bang said she is delighted to see that many people seem to be interested in her research topic.
Research for 6G is attempting to reach 1 tera bps (Tbps), 50 times faster than 5G communications with transmission speeds of up to 20 gigabytes. In general, the wider the communication frequency band, the higher the data transmission speed. Thus, the use of frequency bands above 100 gigahertz is essential for delivering high data transmission speeds for 6G communications.
However, it remains a big challenge to make a precise benchmark signal that can be used as a carrier wave in a high frequency band. Despite the advantages of CMOS’s ultra-small and low-power design, it still has limitations at high frequency bands and its operating frequency. Thus, it was difficult to achieve a frequency band above 100 gigahertz.
To overcome these challenges, the three students introduced ultra-low noise signal generation technology that can support high-order modulation technologies. This technology is expected to contribute to increasing the price competitiveness and density of 6G communication chips that will be used in the future.
5G just got started in 2020 and still has long way to go for full commercialization. Nevertheless, many researchers have started preparing for 6G technology, targeting 2030 since a new cellular communication appears in every other decade.
Professor Choi said, “Generating ultra-high frequency signals in bands above 100 GHz with highly accurate timing is one of the key technologies for implementing 6G communication hardware. Our research is significant for the development of the world’s first semiconductor chip that will use the CMOS process to achieve noise performance of less than 80fs in a frequency band above 100 GHz.”
The team members plan to work as circuit designers in Korean semiconductor companies after graduation. “We will continue to research the development of signal generators on the topic of award-winning 6G. We would like to continue our research on high-speed circuit designs such as ultra-fast analog-to-digital converters,” Park added.
-
research KAIST Develops ‘Chameleon AI Semiconductor’ with Programmable Response Speeds
AI semiconductors are becoming more programmable. KAIST researchers have developed a device whose response characteristics can be programmed to process data changing at different speeds. The technology reduced prediction errors for time-varying data by up to 40-fold and is expected to enhance real-time AI performance in autonomous vehicles, robots, and wearable devices. KAIST (President Choongsik Bae) announced on August 7 that a research team led by Chair Professor Shinhyun Choi from the Sch
2026-08-07 -
research KAIST Develops Low-Temperature Technique for Growing Crystal-Aligned Semiconductor Films
Building next-generation semiconductors and low-power electronic devices requires precisely stacking materials with different functions. In this process, it is essential to preserve each material's intrinsic properties, as well as the interface where the two materials meet, without damage. Layered van der Waals materials, including transition metal dichalcogenides (TMDs), have attracted considerable attention as next-generation semiconductor platforms because their layers interact through weak
2026-07-27 -
research KAIST Finds Clue to Solving the “Electrical Bottleneck” in Semiconductors
When the pathways through which electricity flows inside a semiconductor become blocked, device performance declines and power loss increases. A Korean research team has developed a new structure that could resolve this “electrical bottleneck” and, for the first time, directly confirmed that electric charges flow continuously without interruption. This achievement is expected to become a key technology for improving the performance and power efficiency of future semiconductors, inc
2026-07-13 -
research KAIST Automates the Search for “Dream Semiconductor” 2D Semiconductors
The era of researchers manually searching for two-dimensional semiconductors, which are drawing attention as next-generation AI semiconductors, is coming to an end. KAIST researchers have automated semiconductor screening and device fabrication, analyzed thousands of devices, and revealed the relationship between thickness and performance that had long been difficult to identify. This achievement is expected to shift next-generation semiconductor research toward a data-driven approach and acce
2026-07-09 -
research How Small Can Semiconductors Get? KAIST Develops Atomic-Level Prediction Technology
<(From Left) Dr. Tae Hyung Kim, Dr. Juho Lee, (Upper Left) Professor Yong-Hoon Kim> As the global semiconductor industry enters the so-called "2 nm (nanometer, one-billionth of a meter) process" era, the actual size of transistors — the core components of semiconductor chips — still remains above 10 nm. How much smaller, then, can transistors actually get? KAIST researchers have developed a technology to predict that limit through quantum mechanical atom-level calculations.
2026-06-15